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Abstract—Many DNN accelerators have been proposed and
built using different microarchitectures and program mappings.
To fairly compare these different approaches, we modified the
Halide compiler to produce hardware as well as CPU and GPU
code, and show that Halide’s existing scheduling language has
enough power to represent all existing dense DNN accelerators.
Using this system we can show that the specific dataflow chosen
for the accelerator is not critical to achieve good efficiency:
many different dataflows yield similar energy efficiency with good
performance. However, finding the best blocking and resource
allocation is critical, and we achieve a 2.6× energy savings over
Eyeriss system by reducing the size of the local register file.
Adding an additional level in the memory hierarchy saves an
additional 25%. Based on these observations, we develop an op-
timizer that automatically finds the optimal blocking and storage
hierarchy. Compared with Eyeriss system, it achieves up to 4.2×
energy improvement for Convolutional Neural Networks (CNNs),
1.6× and 1.8× improvement for Long Short-Term Memories
(LSTMs) and multi-layer perceptrons (MLPs) respectively.
I. INTRODUCTION
Advances in deep, multi-layer neural networks have led to a
resurgence of their use in many application domains [1]. Deep
neural networks (DNNs) have recently displaced classical
image processing and machine learning methods due to their
state-of-the-art performance on many tasks, particularly in
recognition, localization, and detection. As the number of
applications for DNNs has grown, so have proposals for
DNN accelerators. NeuFlow created a 2D systolic array for
convolutional neural networks (CNNs) [2]. The DianNao
family was built around customized inner-product units [3],
[4]. Eyeriss highlighted the importance of on-chip dataflow on
energy efficiency, and proposed a row-stationary heuristic [5],
[6], while Google’s TPU used a simple yet efficient systolic
dataflow on a large 2D array of processing elements (PEs) [7].
These are just a few of the recent publications on DNN
acceleration. All the publications state the advantages of their
approach, yet the architecture and dataflow of the DNN differ
significantly between these approaches.
These differences raise the question whether the choice of
the microarchitecture and dataflow are really that critical in
dense DNN computations, and whether there is fair method-
ology to compare these different approaches. To answer this,
we start with Halide [8], a domain-specific language which has
been used to map image processing applications to hardware.
We realized that the different DNN microarchitectural choices
could be expressed by a Halide schedule, since the overall
algorithm being performed in each of the designs was the
same. Using this insight, we extended Halide to create hard-
ware for dense linear algebra in addition to image processing.
This system allows us to create different DNN mappings and
hardware by simply changing the schedule in Halide, and using
it we can easily recreate the previously proposed designs.
Since we use the same building blocks for all the designs,
it also enables us to fairly compare the resulting performance
and energy efficiency.
Perhaps unsurprisingly given the diversity of research so-
lutions, our analysis using Halide shows that when properly
blocked, the specific dataflow used in the design does not
have a significant impact on the overall performance or energy
efficiency. There is enough parallelism and locality in most
DNN networks that, properly blocked, many schedules work
well.
In fact, energy efficiency is more tightly tied to the design of
the hierarchical memory system and how each layer is sized.
For every operation such as a multiply-add (MAC), at least
three register file (RF) accesses are required. Since the cost of
each RF fetch is proportional to the RF size, it is most efficient
to adopt a relatively small RF. The hierarchy depth also mat-
ters, since the size ratio between the adjacent memory levels
should be in a certain range to balance the cost of accessing the
next larger memory. Using these insights, we created an auto-
optimizer for these types of Halide programs, which achieves
up to 4.2×, 1.6× and 1.8× energy improvement over Eyeriss
system for various CNNs, LSTMs and MLPs respectively.
This work makes the following contributions:
• Introduces a systematic approach to concisely describe
the design space of DNNs.
• Shows that the dataflow and hardware resource allocation
for existing neural network accelerators can be expressed
with different schedules of a Halide program.
• Describes modifications to Halide which enable it to
generate FPGA and ASIC hardware implementations for
DNNs.
• Demonstrates that many dataflow patterns achieve similar
energy efficiency and perforamnce, and that the choice
of hardware and memory size is more important than the
choice of dataflow.
• These insights enable us to create an fast auto-optimizer
to tune the memory hierarchy for this application class.
The next section briefly reviews DNN accelerators. Sec-
tion III describes the design space of DNNs and provide
a formal taxonomy for dataflows. Section IV introduces the
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Halide language and shows how we extended it to generate
different hardware implementations, and Section V discusses
how we created an analytical model from the ASIC designs
we generated from this Halide framework. We then use this
analytic framework to evaluate the energy and performance of
different designs in Section VI.
II. DNN ACCELERATORS
The importance of DNNs, combined with their computa-
tional intensity, has led many researchers to investigate hard-
ware acceleration. While often this concerted research effort
converges to a few common approaches, this doesn’t seem to
be the case for DNN acceleration. The NeuFlow architecture
was a 2D systolic array for CNNs, where each processing
element (PE) communicated only with its neighbors and the
data were streamed to and from DRAM, but with limited
flexibility to customize the memory hierarchy [2]. Its successor
TeraDeep used a fixed loop-blocking strategy for CONV
layers [9]. The DianNao family was built around customized
inner-product units. Its first generation used a single level of
small buffers [3], while in a later iteration the original unit
was surrounded by large eDRAM that stored the complete
sets of data and layer weights [4]. Another version specially
built for embedded systems further extended to a 2D PE
mesh that supported optimized inter-PE data propagation [10].
More recently, Eyeriss highlighted the importance of on-
chip dataflow for energy efficiency, and proposed using row-
stationary dataflow as a heuristic solution [5], [6]. Neurocube
and Tetris combined the spatial PE arrays with 3D-stacked
DRAM to reduce the main memory access cost [11], [12].
Cambricon proposed an ISA for DNN computation [13].
FlexFlow leveraged the complementary effects of different
dataflow styles and mixed them on the same PE array to
improve resource utilization [14]. Other prior work has also
implemented architectures that are flexible to support multiple
different dataflow types [15], [16]. Google’s TPU also used
a simple systolic dataflow on a large 2D array of PEs,
which could also be used for MLPs and LSTMs in addition
to CNNs [7]. Recently Song et al. proposed to reorganize
dataflows to improve the data reuse for non-standard convolu-
tional layers in Generative Adversarial Networks (GANs) [17].
Other designs have explored the sparsity of DNN compu-
tation and proposed dataflow schedules specific for sparse
NN processing [18], [19], [20], [21], [22]. Another group of
designs have transformed CNN computations into frequency
domain [23], [24].
On FPGA platforms, Zhang et al. also adopted the Roofline
model to explore loop blocking, but considered only two
levels of memory and only minimized off-chip bandwidth
rather than total memory energy [25]. Alwani et al. fused
the computation of different NN layers to reduce intermediate
data writeback [26]. Shen et al. optimized FPGA resource
utilization by using a heterogeneous design [27], [28]. And Li
et al. mapped the computation of an entire CNN onto an FPGA
in a pipelined manner [29]. Sharma et al. provided hand-
optimized templates for generating dataflow architectures [30].
III. DESIGN SPACE
The numerous DNN accelerators discussed in section II
have all demonstrated enormous improvements over the
general-purpose baselines. However, due to their different
hardware architectures, implementation platforms, and design
technique choices, it is very difficult to equitably compare the
performance and energy efficiency across these accelerators.
Moreover, the design space of DNN accelerators has not
been clearly defined, making it difficult to directly pinpoint
the key factors for an efficient design. To help correct these
shortcomings, this section describes a systematic approach to
describe the DNN accelerator design space, into which we
map the previous designs in order to draw fair comparisons
between them. The next section reviews the computation in a
DNN to introduce the terminology we use in the rest of the
paper.
A. DNN Structure and Terminology
A Deep Neural Network (DNN) is a pipeline or directed
acyclic graph (DAG) of various types of layers. In vision
problems, the DNNs used are usually Convolutional Neu-
ral Networks (CNNs) composed primarily of convolutional
(CONV) layers. These layers organize their neurons into a
a set of 2D images with dimensions X and Y , called a
feature map (fmap). The number of the fmaps in a set is
C, which corresponds to the color channels. These C fmaps
are the input to the CONV layer, and produces K output
fmaps through K shift-invariant 3D stencil filters, each with
size C ×FX ×FY . Typically the dimensions of the filters
(FX and FY ) are much smaller than the fmap dimensions
(X and Y ). The K×C×FX×FY filter coefficients are the
weights of the CONV layer. Finally, a common way to increase
parallelism and amortize processing cost is batching, where the
weights are reused across multiple input images, which adds
another dimension b to the fmaps. Thus, the the CONV layer
computation can be formally summarized as:
O[b][k][x][y] =
C−1∑
c=0
FY −1∑
fy=0
FX−1∑
fx=0
I[b][c][x+ fx][y + fy]×W [k][c][fx][fy]
(1)
where O is the output, I is the input, and W contains the
filter weights. The computation of a CONV layer can also
be represented as seven levels of nested loops, as depicted in
Algorithm 1.
Fully-connected (FC) layers are also commonly present in
DNNs such as Multi-Layer Perceptrons (MLPs) and as the
last few layers of CNNs. In addition, the most commonly
used Recurrent Neural Networks (RNNs), Long Short-Term
Memories (LSTMs), also contain FC layers in their basic cell
structure. The FC computation can be thought of as an M×N
matrix-vector multiplication, which maps M input values to N
output values. Unlike CONV layers, the M×N unique weights
have much larger dimensions than the layer inputs and outputs,
and are only reused when applied to data batches. Note that FC
2
1 for b = 0 : B do (Batch)
2 for k = 0 : K do (Output channel)
3 for c = 0 : C do (Input channel)
4 for y = 0 : Y do (fmap height)
5 for x = 0 : X do (fmap width)
6 for fy = −FY −12 :
FY −1
2
do (Filter height)
7 for fx = −FX−12 :
FX−1
2
do (Filter width)
8 O[k][x][y] +=
I[c][x+ fx][y + fy ]×W [k][c][fx][fy ]
Algorithm 1: The seven nested loops of the convolutional
layer. In this simple example, the loop order is represented
by FxFyXY CKB, from innermost to outermost.
layers can also be described similarly using the nested loops
in Algorithm 1, but only with C, K, and B loops, while other
loops bounds are all 1.
DNNs also include other layer types such as pooling, nor-
malization, and element-wise computation. However, CONV
and FC layers dominate in terms of computation and memory
communication, so we focus on those for the remainder of this
paper.
B. Design Space Overview
The design considerations that have been widely studied
to optimize data reuse and performance of DNNs are loop
blocking [31] and dataflow [5]. However, when exploring such
software scheduling design choices, the hardware resource
allocations used by prior work are also often different from
each other. Therefore, we present a three-dimensional design
space, with the three axes being loop blocking, dataflow, and
resource allocation. We can decouple these three factors, and
independently investigate and optimize each of them.
Loop Blocking: Assuming a multi-level memory hierarchy
(e.g., register files, on-chip SRAM, and off-chip DRAM), we
want to maximize the data reuse in the near, smaller memories
which have lower energy cost, to minimize the data accesses
to far, larger memories which have higher energy cost. What
makes this scheduling hard is the fact that all the data
fetched — input, output, and weights — can be reused multiple
times. For example, an input fmap is reused as it is convolved
with each filter for different output fmaps, while the filters are
reused across all the pixels of an entire input fmap. An optimal
schedule must balance these data reuse opportunities. The
techniques of loop tiling and reordering, which together we
refer to as loop blocking [31], can generate different schemes
with different subsets of data buffered in each memory level.
Selecting the loop blocking schemes decides the data reuse
efficiency in the memory hierarchy.
Dataflow: Hardware accelerators also exploit parallelism to
improve performance, by using multiple processing elements
(PEs) to execute operations simultaneously. In essence, this
flattens one or more loops in Algorithm 1 by executing all
of the loop iterations in parallel. We refer to this as spatial
unrolling, since it is the hardware equivalent of unrolling a
loop in software, but exploits the replication of the hardware
in physical space. The spatial loop unrolling also determines
the data access and communication patterns within the ac-
celerator, which is called the dataflow [5]. The dataflow
must be carefully orchestrated so that data accesses to more
expensive memories, including the storage in other PEs and
the large shared buffers, can be minimized. We will provide a
comprehensive dataflow taxonomy in subsection III-C.
Both loop blocking and dataflow can be regarded as loop
schedules, and many algorithms have been proposed for these
optimization problems, some general, like Polyhedral analy-
sis [32], [33] and others tailored to CNNs like Eyeriss [5], [6].
However, it is insufficient to consider only the loop schedule
when designing an accelerator.
Resource Allocation: The hardware resource allocations,
such as dimensions of the PE array and the size of each level
in the memory hierarchy, are also essential to the performance
and efficiency of the accelerator. They determine many key
configurations, including the computation throughput, the lo-
cation of the data, and the energy cost and latency for each
memory access. An efficient design needs to carefully manage
such resource allocation, the energy cost and latency of each
access grow with memory size. The allocation must set the size
of each memory level to optimally balance buffering sufficient
data to maximize locality and providing each fetched data for
lowest energy cost.
C. A Formal Dataflow Taxonomy
Chen et al. presented a taxonomy to group the previous
accelerators into dataflow categories based on the data station-
ary characteristics [5]. Yet their categories — weight stationary,
output stationary, no local reuse, and row stationary — do not
cover the entire design space. For example, a hybrid stationary
pattern, which stores both weights and output values in the
PE registers is not represented in their scheme. To enumerate
the entire design space we step back to look at the overall
computation, and then create a formal way to describe it.
An accelerator’s dataflow pattern is defined by the mapping
of particular loops to its parallel computation structures. Said
another way, the data communication pattern is determined by
which loops are spatially unrolled in hardware, and which are
not.
For example, if the X and Y loops are unrolled onto the
two dimensions of a 2D array, then each PE is responsible for
producing a single output pixel, which is the output stationary
pattern. This pattern implies that input pixels will be reused
across neighbor PEs as they contribute to multiple output
pixels in a convolution, and the weights for different output
fmaps must be either broadcast to the corresponding PEs, or
replicated and stored privately inside each PE. If we instead
unroll the FX and FY loops onto the 2D array, we obtain a
weight stationary pattern, where the weights are reused within
the same PEs, but the input data are broadcast or replicated,
and the output data are spatially accumulated.
To concisely represent all of the possible unrolling schemes
on a 2D array of PEs, we use the syntax U | V , where
3
C0 C1 C2 C3 C0 C1 C2 C3O0 O0 O0 O1 O1 O1
I0
I1
I2
I3
K0 K1
Fig. 1: Mapping 2 unrolled loops C and K to a 1D
array using dataflow CK. Outputs are communicated
between adjacent PEs, while inputs are communicated
across blocks.
U and V denote the loops which are unrolled across the
vertical and horizontal dimensions, respectively. Table I shows
several common dataflows expressed as unrolled loops and
the corresponding terminology in prior work. Understood this
way, there are
(
L
d
)
possible dataflow patterns, with L being the
number of loops and d being the number of spatial dimensions.
Given a 2D spatial array, the number of dataflow types for
CONV layers is
(
7
2
)
= 21; for fully-connected layers, the
number is
(
3
2
)
= 3.
Dataflow representation Common name
X | Y Output stationary
FX | FY Weight stationary
FY | Y Row stationary
C | K Weight stationary
TABLE I: Dataflow examples from Chen et al. [5] ex-
pressed by unrolling certain loops in the algorithm.
Of course, it is also possible to unroll a loop only partially,
or to unroll multiple loops onto one hardware dimension.
Breaking a large loop tile (folding) is useful when the loop
is larger than the array size, and processing multiple tiles in
parallel (replication) increases utilization when handling small
tiles. When replication is supported, the number of dataflow
types increases to
(
7
x
)
for a CONV layer mapping to a 2D
array, where x >= 2, thus the dataflow design space becomes
even larger.
With replication, the data communication pattern is no
longer uniform: only one type of data can be communicated
among nearest-neighbor PEs, while other data types have to
be sent to multiple hops away, with a higher communication
cost. Syntactically, we represent this by ordering the loops
mapped to the same dimension, where the PEs generated by
unrolled loops to the left have shorter communication distances
than the loops on the right. Figure 1 shows an example of
mapping unrolled C and K loops onto a 1D array. The 8 PEs
have been divided into 2 sets, each set works on a output
channel dimension K. The weights for the corresponding
output channel is either broadcast to or replicated inside each
PE. Within each group, every PE processes an input channel,
and relay the output to the next neighbor PE. Thus, the outputs
are only communicated among the nearest PEs, while the
inputs have to transfer from one group to the next group.
Assuming the nearest neighbor communication cost is a unit
cost 1, then for this example, each input access at the array
level consumes a cost of 4.
Dataflows Previous design
X | Y [10], [17]
X | K [30]
FX | FY [34], [17]
C | K [3], [7], [25], [26], [27], [28], [35]
FY | Y [5], [6], [12]
FX | X [29]
TABLE II: Categorization of prior DNN accelerators using
our dataflow taxonomy.
This dataflow taxonomy opens up a much broader design
space, and allows us to optimize dataflow and resource al-
location independently. Table II categorizes existing DNN
accelerators based on this taxonomy. Converting a convolution
to matrix multiplication is widely used by previous work, as it
provides the flexibility to map MLPs and LSTMs in addition
to CNNs, thus a lot of accelerator designs have adopted the
dataflow C | K. Even though this dataflow keeps the weight
stationary, the data reuse pattern is different from the weight-
stationary pattern introduced in Eyeriss, which unrolls FX and
FY . Using this formal loop-based taxonomy, we can clearly
distinguish these and many others which are not covered by
the Eyeriss taxonomy.
Through this dataflow taxonomy, various dataflows and
loop blockings of the previous work can be expressed and
represented by the transformations of the seven nested loops.
This characteristics aligns nicely with the capability of Halide,
an image processing domain-specific language (DSL), since it
provides a compact and elegant representation of these kinds
of loop transforms. The next section shows how we use the
Halide scheduling language to specify the locality, dataflow,
and resource configuration.
IV. HARDWARE GENERATION
A. Halide
Halide [8] is a domain-specific language (DSL), originally
designed for image processing but generally applicable to
dense loop-structured computation including linear algebra
and DNNs. The key idea in Halide is to split the computation
to be performed (the algorithm) from the order in which it is
done (the schedule), and to provide a compact language for
specifying schedules, enabling developers to rapidly explore
the space of possible schedules without fear of accidentally
breaking the correctness of the computation.
Halide algorithm: To achieve this split, Halide represents
the computation in pure functional form. As an example,
Figure 2a shows the Halide algorithm for a CONV layer. The
RDom keyword defines a multi-dimensional reduction domain,
over which an iterative computation such as a summation is
performed. The RDom is defined by the minimum position
and extent of each dimension of the domain. In the CONV
layer example, the RDom covers the width and height of the
filters and the number of input fmaps, so the accumulation will
4
1 // Define (minX, extentX, minY, extentY, minK, extentK)
2 RDom r(-2, 5, -2, 5, 0, 3);
3
4 output(x, y, k) += input(x + r.x, y + r.y, r.z)
5 * w(r.x + 2, r.y + 2. r.z, k);
(a) The Halide algorithm for a 5× 5× 3 convolution.
1 d = output.in()
2
3 output.tile(x, y, xo, yo, xi, yi, 28, 28)
4 .reorder(xi, yi, xo, yo)
5 .accelerate({input, w});
6
7 input.in().compute_at(output, xo);
8 w.in().compute_at(output, xo);
9 output.compute_at(d, xo);
(b) An example Halide schedule for the convolution above.
1 for (k, 0, 64)
2
3 for (yo, 0, 4)
4 for (xo, 0, 4)
5 // Allocate local buffer for output.
6 alloc obuf[28, 28, 1]
7
8 // Allocate local buffer for input.
9 alloc ibuf[28 + 5 - 1, 28 + 5 - 1, 3]
10 // Copy input to buffer.
11 ibuf[...] = input[...]
12
13 // Allocate local buffer for w.
14 alloc wbuf[5, 5, 3, 1]
15 // Copy w to buffer.
16 wbuf[...] = w[...]
17
18 for (yi, 0, 28)
19 for (xi, 0, 28)
20
21 for (r.z, 0, 3)
22 for (r.y, -2, 5)
23 for (r.x, -2, 5)
24 obuf(xi, yi, 0) +=
25 ibuf(xi + r.x, yi + r.y, r.z)
26 * wbuf(r.x + 2, r.y + 2, r.z, 0)
27
28 // Copy buffer to output.
29 output[...] = obuf[...]
(c) Pseudocode for the implementation generated by Halide.
Fig. 2: Halide algorithm and schedule, and the correspond-
ing implementation, for a CONV layer with 64 output
fmaps of size 112× 112, 3 input fmaps, and filters of size
5× 5.
iterate over these three dimensions, as shown in the innermost
three loops in Figure 2c.
Halide schedule: While the algorithm defines the function-
ality of the computation, it does not define the ordering of
parallel operations or the data storage. These are controlled
using Halide schedules, which consist of scheduling primitives
applied to various stages of the algorithm. The basic Halide
scheduling primitives are based on loop transformations, such
as loop splitting, reordering, and unrolling. Such operations are
the same choices that form the loop blocking and dataflow axes
of our design space, meaning that it is possible to use Halide’s
existing scheduling language to rapidly explore large parts of
the DNN design space. Figure 2b shows an example schedule
for the CONV layer algorithm in Figure 2a, from which the
Halide compiler will generate an implementation similar to
Figure 2c. In lines 3 and 4, tile and reorder perform loop
splitting and interchanging, respectively. Each of the original x
and y loops is split into an inner loop of size 28 and an outer
loop, effectively blocking the fmaps into 28 × 28 tiles. The
primitives in and compute_at introduce additional levels
of local data buffering. As in Figure 2c, three local buffers
are allocated inside the loop xo, for input, output, and weight
data, respectively. The compiler automatically determines the
necessary buffer sizes.
This suffices for mapping DNNs to existing hardware, but
our aim is to generate our own accelerator designs from Halide
and fully map the design space. To do this, we introduce two
additional scheduling primitives and a template architecture
for a DNN accelerator. Based on the Halide schedule we can
extract a complete description of the loop blocking, dataflow,
and resource allocation, and then apply these parameters to
the template to create a specific architecture.
Our first new primitive is accelerate, which defines the
scope of the hardware accelerator and the interface to the rest
of the system, in a similar manner to Pu et al. [36]. The second
new primitive is systolic, which controls the data access
patterns inside the compute kernel. It allows data to be read
from neighboring PEs in a systolic manner [5], [7], rather than
always accessing the higher-level data buffers outside of the
loops. Halide’s loop splitting and reordering primitives retain
their functionality, and we overload the existing unroll
primitive to specify spatial hardware unrolling onto the PE
array (see subsection III-C).
With these small extensions to the current Halide schedul-
ing language, we can explore all hardware architectures and
software scheduling choices in the design space introduced in
section III. Table III summarizes how the scheduling primitives
control each of the three dimensions of the design space, and
the following section describes how these are applied to our
architectural template.
Dimensions Scheduling primitives
Overall scope accelerate
Loop blocking tile, reorder
Dataflow unroll, systolic
Resource allocation in, compute_at
TABLE III: The scheduling primitives mapped to each
axis of the 3D design space.
B. Architectural Template for DNNs
Like most DNN accelerators, our architectural template uses
a grid of PEs to perform the multiply-add operations in DNN
layers, and uses a hierarchy of memories to optimize the data
locality, as shown in Figure 3.
Micro-architecture of the PE array: The PE array con-
tains a large grid of processing elements, each of which
contains an arithmetic core and a register files (regfile) to
maximize local data reuse.
If the systolic primitive has been applied, then the PEs
are connected together into a systolic array, which enables
inter-PE communication and reduces the number of accesses
5
PE PE PE PE
++
+
(b) Reduction Tree
Double Buffer
Double Buffer
PE Array Accelerator
off-chip DRAM
Global 
Buffers
(a) Systolic Array
Fig. 3: A DNN accelerator template that consists of a PE
array and a memory hierarchy.
to the next-level global buffers to save energy. For example, in
Figure 4b, we unroll the FY and Y loops to realize dataflow
FY | Y used in Eyeriss [5], which transfers multiple rows of
filter weights horizontally, and accumulates multiple rows of
output fmaps vertically. On the other hand, Figure 4c performs
a matrix multiplication using dataflow C | K, which is used
by a large group of designs including Google’s TPU [7].
If systolic is not used, the PEs are linked into one
or more reduction trees [3], depending on the computation
pattern, as shown in Figure 3. Figure 4a also presents an
example for this micro-architecture, where dataflow C can be
implemented using a 1D reduction tree of PEs, by unrolling the
loop C to make each input from different input fmaps multiply
its corresponding weight. Then the products are accumulated
into a single output element in an output fmap.
Double buffers in memory hierarchy: In the prior work
generating hardware from Halide, intermediate data was stored
in a line buffer [36]. This works well for stencil-based image
processing applications where only a few lines of the image
need to be buffered, but is insufficient for the more complex
reuse patterns in DNNs.
Instead, our template uses a multi-level hierarchy of double
buffers, each of which stores subsets of the input, output,
and weight data in DNN layer processing (Figure 3). Dou-
ble buffers allow the hardware to overlap computation and
memory loads by supplying operands out of one buffer while
performing load/store operations on the other.
The Halide scheduling primitives in and compute_at
determine which blocks of data are stored at which loop levels.
By combining these primitives with the information about loop
sizes, the compiler is able to instantiate the correct number of
storage levels and configure each level with the appropriate
size and data layout.
C. Flexible Hardware Generation
As we have described it so far, our Halide to hardware
design flow generates a hardware module for each Halide
function, i.e., for each layer in the DNN. For large DNNs,
instantiating the entire network in hardware requires unreal-
istically large silicon area. Since the computation patterns of
different layers (CONV and FC) in a DNN are similar, it is
often more efficient to time-multiplex all the layers onto a
small number of accelerator instances.
To support this, the generated hardware must be sufficiently
configurable to support all the layers that will be mapped
to it. To create these flexible modules, we adopt a two-step
approach. First, we generate the programmable accelerator
using a parameterized Halide function that represents an
abstract CONV layer, then we schedule each layer of the
network onto the parameterized hardware.
The complete design flow is shown in Figure 5. It takes two
inputs: A complete DNN specified as a Halide algorithm and
schedule, and a parameterized Halide algorithm and schedule
for an abstract CONV layer. The compiler uses the latter input
to generate the hardware, and then maps the complete DNN
to the hardware module it has just created.
The generation process begins with an analysis pass on the
parameterized input code to extract the architecture template.
A transformation pass then operates on the section marked for
acceleration to produce a dataflow intermediate representation
suitable for High-Level Synthesis (HLS). After optimizations
such as constant propagation and common sub-expression
elimination, the dataflow Intermediate Representation (IR) is
passed to Vivado HLS and Catapult HLS, which generate
hardware designs targeted to FPGA and ASIC respectively.
We use two different dataflow IR transformations for the two
backends, since the HLS directives and code structures are
different between the two HLS tools.
Once the parameterized hardware has been created, the
compiler reads in the full DNN, extracts the configuration
for each layer, and uses another IR transformation to emit
function calls to the configured hardware. The arguments of
the function calls act as the configuration bits to the hardware.
V. METHODOLOGY
While the Halide hardware design generation flow from
section IV can support both ASIC and FPGA backends, we
focus on the ASIC platform in this paper. The Halide to
hardware framework generates C++ code specialized for Cata-
pult High-Level Synthesis, which then we compile to Verilog
using Catapult. The results in this paper were generated by
synthesizing the resulting RTL design into a 28 nm technology
using Synopsys Design Compiler using topo mode so it places
the cells. The wire length and capacitance is extracted from
this placement. Standard cells and memory models from a
commercial vendor were used for power, performance, and
area analysis of the gate-level netlist. All of our ASIC designs
achieve 400 MHz operation with no timing violations. For
power analysis, the appropriate switching activities are set on
all the primary ports and propagated through the design by the
design tools.
A. Analysis Framework
To allow for rapid design exploration, we also developed
an analytical model to estimate the performance and energy
efficiency of the ASIC DNN accelerators. We use CACTI 6.5
to model the SRAM arrays and tune its parameters to match
6
PE0 PE1 PE2 PE3
X X X X
++
+
w0i0
unrolll(r.z)
w1i1 w2i2 w3i3
C = 0 C = 1 C = 2 C = 3
(a) A reduction tree of dataflow C,
generated by unrolling the input fmap
dimension C.
PE(0,0) PE(0,1) PE(0,2)
PE(1,0) PE(1,1) PE(1,2)
PE(2,0) PE(2,1) PE(2,2)
W0
W1
W2
O1 O2O0
FY = 0
FY = 1
FY = 2
Y
 
= 0 Y
 
= 1 Y
 
= 2
unroll(r.y).unroll(y)
(b) A systolic architecture of dataflow
FY | Y , generated by unrolling the
output fmap height Y and filter weight
height FY .
PE(0,0) PE(0,1) PE(0,2)
PE(1,0) PE(1,1) PE(1,2)
PE(2,0) PE(2,1) PE(2,2)
I1 I2I0
C
 
= 0 C
 
= 1 C
 
= 2
unroll(r.z).unroll(k)
O0
O1
O2
K
 
= 0
K
 
= 1
K
 
= 2
+
X multiplier
adder
buffer:
input
weight
output
(c) A systolic architecture of dataflow
C |K, generated by unrolling the input
and output fmap dimensions C and K.
Fig. 4: Different PE array micro-architectures generated from Halide scheduling primitives.
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Reg. Size Energy (pJ)
16 B 0.03
32 B 0.06
64 B 0.12
128 B 0.24
256 B 0.48
512 B 0.96
MAC 0.075
SRAM Size Energy (pJ)
32 KB 6
64 KB 9
128 KB 13.5
256 KB 20.25
512 KB 30.375
DRAM 200
TABLE IV: Energy per 16-bit access for various register
file and SRAM sizes.
our 28 nm commercial memory library [37]. For small arrays
and register files, we use the Cadence XtensaProcessor Gen-
erator to extract energy numbers based on our standard cell
library [38]. Table IV shows the energy cost of accessing
memories of different sizes. Note that our energy ratios
between memory and MAC are larger than those reported in
Eyeriss [5]. There are several possible reasons: we use 28 nm
technology instead of 65 nm; our memory is highly banked
with higher energy cost; and our MAC units consume lower
energy as their activity factors are relatively low with data
stationary patterns.
To compute the overall memory energy in an n-level mem-
ory hierarchy, we adopt a model similar to Eyeriss [5]:
E =
n∑
i=1
#acci × ei where #acci =
n∏
j=i
RTj (2)
In this equation, ei is the energy cost of accessing level i
once, as shown in Table IV. The total number of accesses
is distributed into reuses at different levels in the memory
hierarchy. RTi represents the reuse occurances at level i,
which is defined as the number of times the data at the current
level is accessed by its immediate lower-cost (child) level
during its lifetime in this level. RTi can be calculated based
on the dataflow and loop blocking schemes, as it is a function
of the loop orders, tiled loop sizes, and loop unroll factors.
Thus, finding the optimal schedule becomes an optimization
problem of minimizing E in Equation 2.
When there are multiple PEs in the accelerator, data can
be replicated in the local storage (register file) of each PE to
enable fast and cheap data access. We also support inter-PE
communication to allow the data to be fetched from a neighbor
PE rather than the global buffer. We include the cost for such
inter-PE access, and consider the data duplication overhead on
the register file capacity. Note that for the inter-PE communi-
cation cost, where Eyeriss treats all the data communication
at the array level equally [5], we distinguish different access
patterns based on their communication distances, as explained
in Section III-C (see Figure 1). The per-hop communication
cost is estimated as the energy consumed by the wires and
registers used when propagating data.
B. Framework Validation
We validated the accuracy of our model by comparing its
results to complete designs generated by our synthesis system.
Table V shows three example designs we have generated
in ASIC platforms using the design flow introduced earlier,
and Figure 6 show the energy estimates from our analytic
model, and post-synthesis. The resulting errors are less than
2%. In addition, we also validated the model against the
reported Eyeriss design [5], by using the energy parameters
and comparing the total energy consumption for CONV layers
in AlexNet. The resulting difference is less than 10%, except
the CONV1 layer. This exception is due to the fact that
CONV1 has a much larger convolution window size, so the
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Fig. 6: Analytical model validation. Left: energy breakdown comparison between actual synthesized designs and the
analytical model. Right: energy breakdown comparison between reported Eyeriss model and our model.
error caused by the fragmentation is amplified. Such large
windows are relatively rare, so our model remains sufficiently
accurate on complete networks.
Name Dataflow Dimension PE Number RF Size Mem Size
OS4 X 1D 4 32 B 32 KB
OS8 X 1D 8 64 B 64 KB
WS16 C | K 2D 16 64 B 32 KB
TABLE V: Generated ASIC designs used for validation.
VI. RESULTS
Using our dataflow taxonomy and the ability to rapidly
generate and evaluate many accelerator designs with Halide,
this section maps out the important features of each dimension
of the design space. We begin by exploring dataflow, and then
consider resource allocation. Using the insights from these
explorations, we draw some general observations and finally
introduce an automated scheduler for DNNs.
A. Design Space of Dataflow
In this section we use the layers from AlexNet [39],
MobileNet [40] and GoogleNet [41] as our benchmark; we
evaluate other DNNs in the following sections. Figure 7
illustrates the complete dataflow design spaces for AlexNet
CONV3, MobileNet CONV14 and CONV15 layers, which
are representative of all convolution layers in AlexNet, and
all depthwise and pointwise layers in MobileNet respectively.
The CONV layers of GoogleNet also have similar dataflow
space as Figure 7. For each dataflow, the loop blocking
scheme is optimized to minimize the energy based on the
analysis framework in Section V-A, and the utilization ratio
is constrained to be higher than 75%. The setting on the
utilization ratio limits the performance degradation allowed.
The blue configuration uses the same hardware as Eyeriss [5],
which has a 512 B register file (RF) per PE, 128 KB global
buffer and 16 × 16 PE array, with 16-bit precision. The
red configuration treats all the communication to be global,
with cost independent of the transfer distance, which slightly
increases the communication costs compared to the blue con-
figuration. These points should amplify differences caused by
communication. To lower the total energy required, the green
configuration uses a smaller, 64 byte or 16 byte register file.
Figure 8 redraws this same data creating energy histograms
for each of the three design configurations used in Figure 7a.
This data shows that different dataflows all achieve similar and
close-to-optimal energy efficiency, with only a few outliers.
This result is not sensitive to memory/communication model
used. It remains true for a variety of scenarios, including
using different layers, different NNs, different spatial array
organizations, different PE array sizes, different models for
communication cost estimation, and different memory config-
urations. For example, rather than building a 2-D PE array, we
created a 256 PE 1-D systolic array. This design was only up
to 0.4% worse than the 2-D array.
Observation 1: With the same hardware configuration,
different dataflows are all able to achieve similar and close-
to-optimal energy efficiency, as long as proper loop blocking
schemes are used.
In hindsight, this result is not surprising since DNNs ex-
hibit enormous data reuse opportunities in their computation.
Regardless of the dataflow used, as long as high data reuse is
achieved through proper loop blocking schemes, the resulting
energy efficiency should be good. This is further illustrated in
Figure 9, which shows the energy breakdown of the optimal
dataflow for different hardware resource allocations with 512B
RF. Most of the energy is consumed in the PE register fetch
and DRAM levels, rather than in the intermediate storage.
By optimally blocking the computation, nearly all accesses
(98%) occur at the RF level, which leads to the RF being the
dominant energy component. Additionally, most of the DRAM
energy is inevitable, since the inputs, weights and outputs have
to be fetched at least once from off-chip. On the other hand, the
on-chip communication cost is generally only a small portion
of the total energy, and therefore different dataflows do not
substantially impact the overall energy efficiency.
Another interesting result of Figure 9 is that the total energy
is dominated by the RF level for all three dataflows. This
suggests that the resources are not optimally allocated, which
we investigate in more detail later.
In addition to energy efficiency, it also is instructive to
examine the PE array utilization as a function of dataflow,
shown in Figure 10. The left shows utilization for the dataflow
choices from Figure 7a that use replication, while the right
side shows those which do not. Note since we constrain the
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Different dataflows are shown horizontally (for clarity, only the most common choices are labeled). Each color represents
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Fig. 9: Energy breakdown of the optimal dataflows with
different hardware configurations. 2D and global refer to
the best blue and red points in Figure 7a. 2D-32 and 1D
change the PE array to 32 × 32, and 1D with 256 PEs
respectively. The communication energy is negligible for all
of the hardware configurations. However, the 512B register
file (RF) energy always dominates the overall energy for
CONV layers.
utilization to be higher than 75% when exploring the dataflow
design space, all the data points show in this figure have
utilization no less than that threshold. Comparing Figure 10
and Figure 7a, we observe that the utilization is much more
Fig. 10: PE array utilization for all energy-optimal
dataflow choices with and without replication. The area
of each point is proportional to the number of designs
with this utilization.
sensitive to different dataflow choices in the design space
than the energy efficiency. Therefore, from a performance
perspective, optimizing replication is still useful. The dataflow
C | K achieves the best utilization, so we will use it following
experiments on resource allocation.
B. Impact of Hardware Resource Allocation
Figure 11 shows the energy impact of the memory resource
allocation. The energy is accumulated across all layers (in-
cluding FC layers) in AlexNet, and contains both computation
and memory access portions. This figure indicates that by
using a smaller register file size, like 32 B or 64 B, the total
energy efficiency can be improved by 2.6×. If we also increase
9
32B 64B 128B 256B 512B
RF Size
0
1
2
3
4
5
6
7
8
E
n
e
rg
y
 (
p
J)
1e10
Buffer Size
64KB
128KB
256KB
512KB
Fig. 11: Memory hierarchy exploration with dataflow
C | K. Lines with different colors correspond to different
global buffer sizes. Along the X-Axis are different PE
register file (RF) sizes.
51
2B 64
B
conv1
51
2B 64
B
conv2
51
2B 64
B
conv3
51
2B 64
B
conv4
51
2B 64
B
conv5
51
2B 64
B
fc1
51
2B 64
B
fc2
0.0
0.5
1.0
1.5
2.0
2.5
E
n
e
rg
y
 (
p
J)
1e10
RF
Array
Buffer
DRAM
ALU
Fig. 12: Energy comparison between 512 B and 64 B
register file (RF) sizes with the same dataflow schemes.
Using a 64 B RF reduces the overall energy significantly.
the global buffer size, the energy efficiency can be further
improved. However, when global buffer size grows beyond
256 KB, the benefit becomes negligible. Given the significant
area cost, it is not always necessary to use large global buffers.
We further look at the energy breakdown of using a 64 B
register file, shown in Figure 12. Compared with a 512 B
register file, the register file energy decreases dramatically for
all the CONV layers when using 64 B register files, due to the
much lower energy cost per access for the smaller register file.
At the same time, more accesses go to the inter-PE array level
and the global buffer, since the smaller register file captures
less data reuse inside each PE. But reducing the register file
size has almost no impact on DRAM energy, as the data are
still efficiently reused in the global buffer. Overall, a small
register file achieves significantly better energy efficiency, with
a more balanced energy breakdown among different memory
hierarchy levels.
Observation 2: The total energy of an efficient system
should not be dominated by any individual level in the memory
hierarchy.
Observation 2 also explains why output-stationary and
weight-stationary designs do not perform well, as discussed
by Chen et al. [5]. Those designs cannot capture sufficient
reuse at the register file level, and result in significant energy
consumption at the DRAM level, which dominates the overall
system energy.
However, there is also an exception for Observation 2. When
DRAM dominates the total energy but the total number of
DRAM accesses is already minimized (fetching the input data
once and writing back output once), the DNN is memory
bound, and based on Ahmdal’s law, little further optimization
can be achieved for the memory hierarchy. This scenario is
particularly likely for MLPs and LSTMs that contain many
FC layers.
Fig. 13: Overall energy efficiency improvement by adding
another level of register file into the memory hierarchy.
This improvement is calculated by dividing the overall
energy of using two levels of RF by the optimal energy of
using single level of RF. Bars that exceed 1 have energy
improvement against the previous optimal design when
using a single level of RF.
By rearranging the memory sizes in the current hierarchy,
we reap a significant efficiency improvement. We next explore
whether changing the hierarchy itself, such as adding another
level, can further improve the energy efficiency. As shown in
Figure 11, the overall energy efficiency is most sensitive to
the register file level. Hence we add another level of private
register file into the PEs, and plot the resulting impact on
energy in Figure 13. We again use the C | K dataflow, but
other dataflows have a similar trend. We normalize the total
energy against that of using one-level register file with the
optimal size (64 B).
The energy reduction for the CONV layers in the network,
is more than 30%. This reduction leads to an overall efficiency
improvement of approximately 25%. This reduction comes
from the fact that the FC layers, which are included in
the total energy, have its locality exploited in the original
memory hierarchy, and almost all the data (input, weights, and
output) are only accessed from the main memory once. As a
result additional levels of memory hierarchy don’t improve
the efficiency of theFC layer. We can expect a slightly higher
efficiency improvement for ResNet [42] or GoogLeNet [41],
as they are mostly composed of CONV layers.
Figure 13 also shows that memory hierarchies for DNN
applications follow similar types of sizing rules that are used
for multi-level caches, but perfect prefetching allows them to
use larger size ratios.
Observation 3: The ratio of the on-chip storage sizes
between the adjacent levels should be 8 or larger, and grows
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Fig. 14: Overall energy efficiency improvement by using the auto-optimizer. Consider various CNNs, LSTMs, and
MLPs.
as you move up the hierarchy. The optimal size of a memory
level doesn’t depend on levels that are “far” away from it.
In an optimally-sized memory hierarchy, each memory level
should shield most of the references it receives from the next
level in the hierarchy. Since the energy cost of an access grows
slowly with size, this leads to large changes in memory size.
The optimal size for the 2-level registers is 8 B/128 B, and 8 or
16B/256B, which both have min ratio of 16. Sixteen of these
units create a 4 kB memory, which fetches data from a 256 kB
or 512 kB buffer, which is a scale up of 64 to 128. The size
of this buffer doesn’t depend much on the configuration of the
register hierarchy, and mainly depends on shielding most of
the DRAM references. Comparing Figure 11 with Figure 13,
we find that the optimal global buffer sizes are both 512 KB,
the same regardless of different numbers of hierarchy levels.
C. Auto-optimizer
With the tremendous number of hardware and software opti-
mization choices for DNNs, exhaustive search for the optimal
designs is usually infeasible. However, using the observations
above, we can speed up the optimization process by pruning
the search space down and evaluating only the remaining
candidates using the framework introduced in Section V-A.
We propose the following detailed approach for the opti-
mization. First, according to Observation 1, dataflow does not
matter as long as proper loop blocking schemes are used, so
we fix the dataflow to be C | K. Next, we search the optimal
size of each memory level within a three-level hierarchy (PE
register file, global buffer, and DRAM), where we will only
explore a subset of configurations that satisfy Observations 2
and 3. Finally, we evaluate the benefit of adding another level
of register file. Based on the characteristics of caches, we use
the same global buffer size as the optimal one reported by the
previous step, and search the optimal sizes of the two levels
of register files using Observations 2 and 3.
Using this approach, we develop an auto-optimizer that is
closely coupled with the Halide framework. We extract the re-
quired parameters from the Halide algorithms such as the DNN
configurations, and send them to the auto-optimizer. Then we
provide the energy cost model of the CMOS technology, as
Network Embedding size Batch size
LSTM-M 500 128
LSTM-L 1000 128
RHN 1500 128
Network Layer C K Batch
MLP-M
FC1 784 1000 128
FC2 1000 500 128
FC3 500 250 128
MLP-L
FC1 784 1500 128
FC2 1500 1000 128
FC3 1000 500 128
TABLE VI: Benchmarks for auto-optimizer. For CNN, we
use AlexNet, VGG-16, GoogleNet and MobileNet.
well as other constraints such as total chip area. The auto-
optimizer explores different architecture specifications such as
memory and computation core configurations, to optimize for
performance and energy efficiency.
Auto-optimizer Results: We use four CNNs, three LSTMs,
and two MLPs as benchmarks to demonstrate the effectiveness
of our auto-optimizer. The CNNs we use are AlexNet, VGG-
16 [43], MobileNet [40] and GoogleNet [41] with batch size
16. The LSTM-M and LSTM-L are proposed by Google,
used for sequence to sequence learning [44]. We also evaluate
different embedding sizes for this LSTM. In addition the
Recurrent Highway Network (RHN) [45] is also evaluated.
The MLPs are from [46] with batch size 128. The layer
configurations of the benchmarks are shown in Table VI. All
DNNs evaluated use 16-bit precision. We use two baselines,
both using dataflow C | K. The smaller chip uses a memory
hierarchy similar to Eyeriss [5], and 16× 16 PE array, whose
area and power budgets are suitable for mobile platforms. The
larger chip uses 32 × 32 PE array, with 8 B register per PE,
64 KB for first-level global buffer and a 28 MB second-level
global buffer. Such a chip is similar to cloud-based accelerators
such as TPU [7].
Figure 14 demonstrates the energy efficiency gain achieved
by the auto-optimizer. We can improve the energy efficiency
by up to 3.5×, 2.7× and 4.2× for VGG-16, GoogleNet and
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MobilelNet, up to 1.6× for LSTM layers, and up to 1.8× for
MLPs. The optimal memory hierarchy uses 16 B and 128 B for
the first-level and second-level register files, with a 256 KB
global double buffer. This hardware configuration is shared
by all the layers in the DNNs, as discussed in Section IV-C.
Different from Eyeriss, the overall system energy consumption
is not dominated by the register file. The energy efficiency for
the five benchmarks are 1.85, 1.42, 0.87, 0.35, 0.49, 0.47,
0.5, 0.46, 0.48 GOPs/W, respectively. Notice that even though
the larger system has a smaller RF size, its energy is better
than the smaller system. This is because with a much larger
second-level global buffer, it can store all the input and output
data and the layer weights, and the accesses to DRAM are
eliminated when switching to the next layer in the DNNs.
Finally, we also validate our system by using the FPGA
backend to generate a hardware implementation on a Xilinx
ZCU102 board containing a Zynq XCZU9EG SoC. The gen-
erated accelerator design is comparable to or better than the
prior results as shown in Table VII and Table VIII.
DSP BRAM LUT FF Freq
1030 (40%) 1670 (91%) 39330 (7%) 274080 (5%) 200 MHz
TABLE VII: FPGA resource utilization.
[34] [35] Ours
Device Zynq XC7Z045 Stratix GSD8 Zynq XCZU9EG
DSP # 780 1963 1030
GOPS 137 117.8 185
TABLE VIII: Comparison with prior FPGA work.
VII. CONCLUSION
We leverage Halide DSL to express various dataflows,
blocking, and hardware resource for DNNs, and modify the
Halide compiler to generate hardware implementations for
both FPGA and ASIC platforms. Using this system, we are
able to evaluate prior designs for DNNs. We find that many
dataflows can achieve similar and close-to-optimal energy
efficiency, while what is more critical is to properly design
the memory hierarchy. Based on these insights, we develop
an auto-optimizer that can find the optimal Halide schedules
for generating efficient hardware implementations.
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